

Model Name: GA-B85M-D3H-AE

www.xinxunwei.com 400-800-9990

SHEET TITLE Revision 1.2


01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU_LGA1150-A
05	CPU_LGA1150-B
06	CPU_LGA1150-C
07	DDR III CHANNEL A 1,2
08	DDR III CHANNEL B 1,2
09	PCH_FDI,DMI,USB,PCIE,NVRAM
10	PCH_DP,CLK BUFFER
11	PCH_HOST,SATA,PCI
12	PCH_GPIO,CTRL,AUDIO
13	PCH_PWR,GND
14	PCI EXPRESS*16 SLOT
15	PCI EXPRESS*4 SLOT
16	PCI SLOT1,2
17	ITE 8728 LPC IO
18	COM,KB_MS_USB,USB30_20
19	HWM,FAN CTRL,OV,-PROCHOT
20	DUAL BIOS
21	FP,FUSB,SPK,SATALED
22	Realtek ALC892-GR
23	REAR AUDIO JACK
24	REALTEK RTL8111F
25	DISCRETE POWER
26	ATX , CLOCK GEN, TPM
27	VCORE ISL95820_1

SHEET TITLE




28	VCORE ISL95820_2
29	RT8120_DDR POWER
30	LPT, M3 POWER
31	DVI, HDMI
32	IT8892E

Gigabyte Technology			
Title			
Cover Sheet			
Size	Document Number	GA-B85M-D3H-AE	Rev
Custom			1.2
Date:	Tuesday, February 17, 2015	Sheet	1 of 32

BLOCK DIAGRAM



(E)



HASWELL/[10SC1-F01150-11R_10SC1-F01150-12R]

DMI:12/4/4/4/12(breakout min 8/4/4/4/8)

Impedance=85 +- 17.5%. TX:3 VIAs, RX:1VIA

RA EXP TYPE[0, 15]

PA_EXP_TXP[0..15] >> PA_EXP_TXP[0..15] <14>

PA_EXP_TXN[0..15] >> PA_EXP_TXN[0..15] <14>

PA_EXP_RXP[0..15] >> PA_EXP_RXP[0..15] <14>

```
PA_EXP_RXN[0..15] >> PA_EXP_RXN[0..15] <14>
```

```
//FA_EXP_RXN[0..15] <14
```

VCC3

INDIVIDUAL

WR26
2004/1/26

WR27 200/4/1/X 1.1V分

1K/4/1/X A_CPURST


WQ1

1 SOT23 MMBT2222A/SOT23/600mA/40V
WQ2


 MMBT2222A/SOT23/600mA/40/X

CPU SVID

SM	REF
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100




THRMTrip DISABLE




LGA1150A			
MAAA0	AU13	DDRO, MA0	AD38 MDA0
MAAA1	AV16	DDRO, MA1	AD39 MDA1
MAAA2	AW18	DDRO, MA2	AF28 MDA2
MAAA3	AW17	DDRO, MA3	AF30 MDA3
MAAA4	AU17	DDRO, MA3	AD37 MDA4
MAAA5	AW18	DDRO, MA4	AD40 MDA5
MAAA6	AV17	DDRO, MA5	AF27 MDA6
MAAA7	AT18	DDRO, MA6	AF40 MDA7
MAAA8	AU18	DDRO, MA7	AH40 MDA9
MAAA9	AT19	DDRO, MA8	DH39 MDA13
MAAA10	AW11	DDRO, MA9	AK38 MDA10
MAAA11	AW18	DDRO, MA10	AK39 MDA11
MAAA12	AU19	DDRO, MA11	AH37 MDA12
MAAA13	AV10	DDRO, MA12	AK38 MDA8
MAAA14	AT20	DDRO, MA13	AK37 MDA14
MAAA15	AU21	DDRO, MA14	AK40 MDA17
		DDRO, MA15	AM40 MDA17
MODT A0	AW10	DDRO, MD16	AP39 MDA21
MODT A1	AY8	DDRO, OD70	AM38 MDA18
MODT A2	AU9	DDRO, OD71	AP39 MDA19
MODT A3	AW8	DDRO, OD72	AM39 MDA20
		DDRO, OD73	AK38 MDA16
		DDRO, OD21	AP37 MDA22
		DDRO, OD22	AP40 MDA23
		DDRO, OD23	AV37 MDA25
		DDRO, OD24	AW37 MDA29
		DDRO, OD25	AK38 MDA26
		DDRO, OD26	AV35 MDA27
		DDRO, OD27	AM37 MDA28
		DDRO, OD28	AT37 MDA24
		DDRO, OD29	AD35 MDA30
		DDRO, OD30	AW35 MDA31
		DDRO, OD31	AY6 MDA33
		DDRO, OD32	AV6 MDA37
		DDRO, OD33	AY4 MDA38
		DDRO, OD34	AW4 MDA39
		DDRO, OD35	AR1 MDA41
		DDRO, OD36	AR3 MDA45
		DDRO, OD37	AN2 MDA46
		DDRO, OD38	AN1 MDA47
		DDRO, OD39	AL1 MDA49
		DDRO, OD40	AM33 MDA53
		DDRO, OD41	AJ3 MDA50
		DDRO, OD42	AJ4 MDA51
		DDRO, OD43	AJ2 MDA52
		DDRO, OD44	AJ3 MDA44
		DDRO, OD45	AJ2 MDA54
		DDRO, OD46	AJ1 MDA55
		DDRO, OD47	AG1 MDA57
		DDRO, OD48	AG4 MDA61
		DDRO, OD49	AE3 MDA58
		DDRO, OD50	AE4 MDA59
		DDRO, OD51	AG2 MDA60
		DDRO, OD52	AG3 MDA56
		DDRO, OD53	AG4 MDA62
		DDRO, OD54	AJ1 MDA55
		DDRO, OD55	AG1 MDA57
		DDRO, OD56	AG4 MDA61
		DDRO, OD57	AE3 MDA58
		DDRO, OD58	AE4 MDA59
		DDRO, OD59	AG2 MDA60
		DDRO, OD60	AG3 MDA56
		DDRO, OD61	AG4 MDA62
		DDRO, OD62	AE1 MDA63
		DDRO, OD63	AE39 DQSA0
		DDRO, OD64	AJ39 DQSA1
		DDRO, OD65	AN39 DQSA2
		DDRO, OD66	AV36 DQSA3
		DDRO, OD67	P2 DQSA4
		DDRO, OD68	AP3 DQSA5
		DDRO, OD69	AK3 DQSA6
		DDRO, OD70	AF3 DQSA7
		DDRO, OD71	AK2 DQSA7
		DDRO, OD72	AF3 DQSA7
		DDRO, OD73	AK2 DQSA7
		DDRO, OD74	AK2 DQSA7
		DDRO, OD75	AK2 DQSA7
		DDRO, OD76	AK2 DQSA7
		DDRO, OD77	AK2 DQSA7
		DDRO, OD78	AK2 DQSA7
		DDRO, OD79	AK2 DQSA7
		DDRO, OD80	AK2 DQSA7
		DDRO, OD81	AK2 DQSA7
		DDRO, OD82	AK2 DQSA7
		DDRO, OD83	AK2 DQSA7
		DDRO, OD84	AK2 DQSA7
		DDRO, OD85	AK2 DQSA7
		DDRO, OD86	AK2 DQSA7
		DDRO, OD87	AK2 DQSA7
		DDRO, OD88	AK2 DQSA7
		DDRO, OD89	AK2 DQSA7
		DDRO, OD90	AK2 DQSA7
		DDRO, OD91	AK2 DQSA7
		DDRO, OD92	AK2 DQSA7
		DDRO, OD93	

HASWELL/10SC1-F01150-11R_10SC1-F01150-12R

[illegible]

HASWELL/10SC1-F01150-11R_10SC1-F01150-12R




LGA1150_F








ILM_BP/1156/CSP/ILM_BP/1156/CSP/12KRC-0F0001-52R_12KRC-0F0001-51R



DDR BUS

<7>	MODT_A[0..3]	MODT_A[0..3]
<8>	MODT_B[0..3]	MODT_B[0..3]
<7>	MDA[0..63]	MDA[0..63]
<8>	MDB[0..63]	MDB[0..63]
<7>	DQSA[0..7]	DQSA[0..7]
<7>	-DQSA[0..7]	-DQSA[0..7]
<7>	MAAA[0..15]	MAAA[0..15]
<8>	MAAB[0..15]	MAAB[0..15]
<8>	DQSB[0..7]	DQSB[0..7]
<8>	-DQSB[0..7]	-DQSB[0..7]











C_ACZ_SDOUT : HI --> ME Enable
Lo --> ME Disable
HI:disable ME and override SOI Flash Access Permissions







SPI OVERRIDE PROTECTION

PCH_DPWROK


At least 10ms delay after 3VDUAL_PCH stable




PCH PU/PD




HSW_STRAP13





32.768KHZ




CLR_CMOS






PCIEX16 CAP



PCIEX16 PROTECT SHT




PCIEX16 AC CAP


PA EXP TXP0	PAC5	0.22u4/X5R6.3V/K	PA EXP TXP0 C
PA EXP TXN0	PAC4	0.22u4/X5R6.3V/K	PA EXP TXN0 C
PA EXP TXP1	PAC6	0.22u4/X5R6.3V/K	PA EXP TXP1 C
PA EXP TXN1	PAC7	0.22u4/X5R6.3V/K	PA EXP TXN1 C
PA EXP TXP2	PAC8	0.22u4/X5R6.3V/K	PA EXP TXP2 C
PA EXP TXN2	PAC9	0.22u4/X5R6.3V/K	PA EXP TXN2 C
PA EXP TXP3	PAC10	0.22u4/X5R6.3V/K	PA EXP TXP3 C
PA EXP TXN3	PAC11	0.22u4/X5R6.3V/K	PA EXP TXN3 C
PA EXP TXP4	PAC12	0.22u4/X5R6.3V/K	PA EXP TXP4 C
PA EXP TXN4	PAC13	0.22u4/X5R6.3V/K	PA EXP TXN4 C
PA EXP TXP5	PAC14	0.22u4/X5R6.3V/K	PA EXP TXP5 C
PA EXP TXN5	PAC15	0.22u4/X5R6.3V/K	PA EXP TXN5 C
PA EXP TXP6	PAC16	0.22u4/X5R6.3V/K	PA EXP TXP6 C
PA EXP TXN6	PAC17	0.22u4/X5R6.3V/K	PA EXP TXN6 C
PA EXP TXP7	PAC18	0.22u4/X5R6.3V/K	PA EXP TXP7 C
PA EXP TXN7	PAC19	0.22u4/X5R6.3V/K	PA EXP TXN7 C
PA EXP TXP8	PAC20	0.22u4/X5R6.3V/K	PA EXP TXP8 C
PA EXP TXN8	PAC21	0.22u4/X5R6.3V/K	PA EXP TXN8 C
PA EXP TXP9	PAC22	0.22u4/X5R6.3V/K	PA EXP TXP9 C
PA EXP TXN9	PAC23	0.22u4/X5R6.3V/K	PA EXP TXN9 C
PA EXP TXP10	PAC24	0.22u4/X5R6.3V/K	PA EXP TXP10 C
PA EXP TXN10	PAC25	0.22u4/X5R6.3V/K	PA EXP TXN10 C
PA EXP TXP11	PAC26	0.22u4/X5R6.3V/K	PA EXP TXP11 C
PA EXP TXN11	PAC27	0.22u4/X5R6.3V/K	PA EXP TXN11 C
PA EXP TXP12	PAC28	0.22u4/X5R6.3V/K	PA EXP TXP12 C
PA EXP TXN12	PAC29	0.22u4/X5R6.3V/K	PA EXP TXN12 C
PA EXP TXP13	PAC30	0.22u4/X5R6.3V/K	PA EXP TXP13 C
PA EXP TXN13	PAC31	0.22u4/X5R6.3V/K	PA EXP TXN13 C
PA EXP TXP14	PAC32	0.22u4/X5R6.3V/K	PA EXP TXP14 C
PA EXP TXN14	PAC33	0.22u4/X5R6.3V/K	PA EXP TXN14 C
PA EXP TXP15	PAC34	0.22u4/X5R6.3V/K	PA EXP TXP15 C
PA EXP TXN15	PAC35	0.22u4/X5R6.3V/K	PA EXP TXN15 C

PA EXP RXP[0..15] >>> PA_EXP_RXP[0..15] <4>
PA EXP RXN[0..15] >>> PA_EXP_RXN[0..15] <4>
PA EXP TXP[0..15] >>> PA_EXP_TXP[0..15] <4>
PA EXP TXN[0..15] >>> PA_EXP_TXN[0..15] <4>


PCIEX16 SLOT



The auxillary reset circuit is only required for PCIe Gen3 margining and functional link training







PCIEX4 SLOT



Gigabyte Technology

Title			PCI EXPRESS X 1 PORT
Document Number			GA-B85M-D3H-AE
Size	Custom	Rev	1.2
Date:	Tuesday, February 17, 2015	Sheet	15 of 32



IT8728-EX
PULL DOWN ENABLE OVP

EUP control by PCH
3VDUAL_O 100u/4/1 R83 28.3VSB


JP3 High SPI-Flash Disable
Low SPI-Flash Enable



IT8728F NOTE

	IT8728
PIN121	VCORE_EN/PCH_C0
PIN120	VLDI_EN/PCH_D0
PIN19	ATXPG
PIN31	PCH_C1
PIN53	SST/AMDTSL_D/MTRB#/PCH_D1
PIN55	PECI/AMDTSL_C/DRV#
PIN66	SG3_VSB
PIN70	GP47
PIN95	VIN2(VCC5)
PIN96	VIN1(VCC12)
PIN97	VIN1/VDIMM_STR(1.5V)
PIN98	VIN0/VCORE(1.1V)/NC


DUAL BIOS OPT STRAP




SIO CAP




Power leakage



SIO_18V






FOR LOW TEMP POWER ON INTO TEST MODE ISSUE




Gigabyte Technology

Title	ITE 8728 LPC IO	Rev	1.2
Size	Document Number	GA-B85M-D3H-AE	
Custom			
Date:	Tuesday, February 17, 2015	Sheet	17 of 32



COM



COM RI




KB/MS




FOR 鹽化 短路

<17> KCLK <-> KCLK R58 82/4 82/4 KCLK
 <17> KDAT <-> KDAT R59 82/4 82/4 KCLK
 <17> MDAT <-> MDAT R57 82/4 82/4 KCLK
 <17> MCLK <-> MCLK R56 82/4 82/4 KCLK

USB2.0 ESD




USB2.0 PWR




Close to connector

USB30_20




USB30_20 PWR




Polyswitch-1206

USB3.0 1Port - 1Fuse (3.5A)


-USBOC_R




USB30_20 ESD PROTECT




USB3.0 ESD



USB2.0 ESD




USB POWER PROTECT




Gigabyte Technology

Title			
COM,RI,KB_USB,USB_ESATA,PROCHOT			
Size	Document Number	Rev	
Custom	GA-B85M-D3H-AE	1.2	
Date	Tuesday, February 17, 2015	Sheet	18 of 32


TEMP H/W MONITOR




CASE OPEN




VOLTAGE-- H/W MONITOR




-PROHOT




CPU SMART FAN




SYS SMART FAN




SYS SMART FAN2



SYS SMART FAN3





OV NCT3933



Gigabyte Technology





Title				HWM,FAN CTRL,OV	
Size	Custom	Document Number	GA-B85M-D3H-AE		Rev 1.2
Date:	Tuesday, February 17, 2015		Sheet	19	of 32





BOOT DEVICE	GNT0	GNT1
LPC	0	0
PCI	0	1
NAND	1	0
SPI	1	1

1 means floating
0 means PD 1k

MOSI For DMI RX Termination Voltage




Dual BIOS CS connect
circuit update






Gigabyte Technology

Title			DUAL BIOS		
Size	Document Number	GA-B85M-D3H-AE			Rev
Custom					1.2
Date:	Tuesday, February 17, 2015	Sheet	20	of	32




	ALC892	ALC887-VD2	VT1708S-CE
CR44/CBC26	47ohm+1nF	47ohm+1nF	22ohm+100P
CBC42/CBC43	X	X	100P/4
CR6/CR7/CR58/CR54/ CR67/CR68/CR69/CR70	22K/4	22K/4	10K/4/1
CR5/CR8/CR1/CR14/ CR17/CR22/CR73/CR74/ CR13/CR11/CR57/CR53/ CR75/CR76	62 ohm	62 ohm	75 ohm
CR51/CD1/CBC7	O	O	O
CESD1	O	O	O






LINE-OUT



Only reserved for ALC888


LINE-IN




Verify MIC function
in LINE-in

For 889A/888


MIC-IN




SURROUND




CEN/LFE




SURR BACK





AZALIA FRONT PANEL




SPDIF_OUT




AZALIA JACK






離IC近越如




USB+LAN/1G/GO,Y/OS/RA/D/12C/ES




Date: Tuesday, February 17, 2015 Sheet 24 of 32

1. (紅色/12CORE/三倍):USB+LAN/1G/GO,Y/OS/RA/D/1/RED
2. (黑色/12CORE):USB+LAN/1G/GO,Y/OS/RA/D/1
3. (黑色/8CORE):USB+LAN/1G/GO,Y/OS/RA/D/8C


VCC1_8_PCH




ERP




3VDUAL




-RSMRST




VCC1_05_PCH



5VDUAL SHORT PROTECT




PCH ERP




在ERP TURN ON時,先將PCH 3VDUAL灌入3VDUAL_PCH,使TURN ON -SLP_S3功能

5VDUAL




PWR SEQ




Gigabyte Technology			
DISCRETE POWER			
GA-B85M-D3H-AE			
Size	Document Number	Rev	1.2
Custom			
Date:	Tuesday, February 17, 2015	Sheet	25 of 32



【技術通報R&D技術通報153】




TPM HS/11NH3-000210-11R1




PWOK PATCH







DDR15V



DDRVRTT



PWR SEQ



VIN=5V, VOUT=1.5V, IOUT=25A, PHASE=1

IRMS=11.45A

560u/FP/D/6.3V/68/8m RIPPLE CURRENT=4.7A

Coefficient=1.7(85°C), 1(105°C)

VIN Ripple current=4.7X1.7=7.99A(85°C)

-->故固态电容须2X7.99=15.98>11.45A

$R_{ocset} = (I_{ocp} \cdot L_{gate} + r_{dson}) / I_{ocset}$


$R_{ocset} = (45A \cdot 6.7m\Omega + 10\mu A) / 30K$

$I_{ocset} = 10\mu A$


Gigabyte Technology

Title			
DDR POWER			
Size	Document Number	GA-B85M-D3H-AE	
Custom			Rev 1.2
Date:	Tuesday, February 17, 2015	Sheet	29 of 32


VCC1_05_ME





VCC3_ME



LPT PORT



【技術通報R&D技術通報151】
33ohm Change to 68ohm



PCI:5/4/5 Impedance=50 +- 15%

BA_D0[31] <-> BA_D0[31] <16>

BC_BE0 <-> BC_BE0 <16>
BC_BE1 <-> BC_BE1 <16>
BC_BE2 <-> BC_BE2 <16>
BC_BE3 <-> BC_BE3 <16>

BPERR <-> BPERR <16>
BSERR <-> BSERR <16>

BPARR <-> BPARR <16>
BPLOCK <-> BPLOCK <16>
BDEVSEL <-> BDEVSEL <16>
BSTOP <-> BSTOP <16>
BTRDY <-> BTRDY <16>
BIRDY <-> BIRDY <16>
BFRAME <-> BFRAME <16>

PCIE_RST <-> PCIE_RST <14,15,17>

BPCIRST <-> BPCIRST <16>

BREQ0 <-> BREQ0 <16>
BREQ1 <-> BREQ1 <16>
BGNT0 <-> BGNT0 <16>
BGNT1 <-> BGNT1 <16>

BPCIPME1 <-> BPCIPME1 <16>



High: Enable PCI CLK 66MHz
Low: Disable PCI CLK 66MHz



High: PCICLK INPUT form CLK Gen
Low: PCICLK OUTPUT form IT8893 chip


Co-Lay IT8893 (IT8893 CLKOUT1 N/A)

IT8892: PR24 -> 47ohm
IT8893: PR24 -> 22ohm

PR24 47/4/1 CLKOUT0
PR46 22/4/X
PR19 47/4/1 CLKOUT1

IT8892: PR19 -> X
IT8893: PR46 -> O

IT8892: PR19 -> O
IT8893: PR19 -> X



<10> G_PBCLK


PBC61 0.1u/4/X7R/16V/K G_PCIEBOP C
PBC62 0.1u/4/X7R/16V/K G_PCIEBON C
PBC43 0.1u/4/X7R/16V/K G_PCIEBIN C
PBC44 0.1u/4/X7R/16V/K G_PCIEBIP C

IT8892

PCI slot










PCI slot

chipset side



VCCP PR26 0/4/SHT/M/X 3VDUAL

BPCIPME1 PR27 0/4/SHT/M/X <N>_PCIE_WAKE <12,14,15,24>

PCB layout note:
Close to chip

Close to chip

PCB layout note:
close to chip

Gigabyte Technology

Title			
ITE IT8892E			
GA-B85M-D3H-AE			
Size	Document Number		Rev
Custom			1.2
Date: Tuesday, February 17, 2015			
Sheet 32 of 32			